VIRTEX UltraScale+ (Discrete Solution)
This is a design is for powering VIRTEX UltraScale+ family (XCVU3P – XCVU37P) of FPGAs. This design is optimized for lowest cost and highest efficiency.
- Small footprint < 4.0 sqin
- High Efficiency > 90%
- Vin 12V
Design Files
| File Title | Language |
|---|---|
| Additional Information | English |
直接登录
创建新帐号